Upload New File

Hardware/Makefile

+compile : clear
+	ghdl -i --workdir=./ components/CU.vhd components/datapath.vhd \
+	components/EBI.vhd components/PC.vhd components/SRAM.vhd \
+	package/pkgProcessor.vhd processor.vhd testbench.vhd
+	ghdl -a --ieee=synopsys package/pkgProcessor.vhd
+	ghdl -a --ieee=synopsys components/SRAM.vhd 
+	ghdl -a --ieee=synopsys components/CU.vhd 
+	ghdl -a --ieee=synopsys components/PC.vhd 
+	ghdl -a --ieee=synopsys components/EBI.vhd 
+	ghdl -a --ieee=synopsys components/datapath.vhd 
+	ghdl -a --ieee=synopsys processor.vhd 
+	ghdl -a --ieee=synopsys testbench.vhd
+
+.PHONY : simulate
+simulate : compile
+	ghdl -r --ieee=synopsys testbench --vcd=testbench.vcd
+
+.PHONY : view
+view : simulate	
+	gtkwave testbench.vcd
+
+.PHONY : clear
+clear : 
+	rm -f testbench.vcd work-obj93.cf
\ No newline at end of file